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Abstract—A complete capacitor-over-interconnect (COI)
modular ferroelectric random access memory (FeRAM) is demon-
strated. A zero switching time transient approach is adopted to
extract the HSPICE model files, and a 128-Kb 1T/1C/ 64-Kb
2T/2C dual function test chip is designed. A novel plate line-driven
while bit line (BL)-driven operation scheme is used to achieve fast
access speed. In order to build the capacitor-over-interconnect
(COI) structure, the FeRAM capacitor must be built at 450 C.
By using a conductive perovskite LaNiO3 (LNO) bottom electrode
as seed layer, the crystallization temperature of in situ sputter
deposited PZT is greatly reduced to 400 C 450 C. This
low processing temperature allows the stacking of ferroelectric
capacitor on top of CMOS interconnect. The 2Pr value of the
low-temperature grown PZT is about 20 C/cm2 and provides
130–400 mV of sensing margin even with high BL capacitance of
800 fF.
Index Terms—Ferroelectric random access memory (FeRAM),
PZT, system-on-chip (SOC).
I. INTRODUCTION
AFERROELECTRIC random access memory (FeRAM)is considered an ideal memory because of its low-power
consumption, low operation voltage, high writing speed,
and high endurance. Traditionally, the ferroelectric capacitor
is fabricated before the CMOS interconnect process, since
materials such as PZT and SBT require high temperature
treatment C to crystallize into ferroelectric phases.
However, such high-processing temperature requires a special
barrier to prevent interaction between the ferroelectric and the
contact under the capacitor [1]. In addition, the plasma and
hydrogen-containing atmosphere used in CMOS interconnect
process damage the ferroelectric capacitor and decrease the
reliability of FeRAM [2], [3]. The capacitor-over-interconnect
(COI) process is attractive because it eliminates the backend
process damage to the ferroelectric capacitor [4] and creates
a modular ferroelectric capacitor on the top of CMOS inter-
connect [5]. However, since the interconnect cannot withstand
the high temperature required for crystallizing PZT into the
perovskite phase, COI can only be implemented if PZT can be
crystallized at low temperature. Lower temperature processes
have been proposed, such as metal–organic chemical vapor de-
position (MOCVD)-PZT [6], free sputtering [7] or PbTiO
seeding layer [8] but even these improvements still require
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Fig. 1. P–V hysteresis loop for two separate piecewise linear capacitors C1
and C0; the condition for state transition is listed in the attached table.
processing temperature at or above 475 C, which is still too
high for interconnect especially for advanced low- applica-
tion. Recently, we reported achieving very low temperature
C C LaNiO (LNO) LNO/PZT/LNO capacitors
with good endurance that is suitable for embedded FeRAM
[4], [5]. We choose LNO as the bottom electrode because
it has the same crystal structure as PZT with small ( 5%)
lattice mismatch in the hope of lowering the crystallization
temperature. In this paper, we report a complete demonstration
of our COI concept. This COI FeRAM structure requires no via
stacking on the top of the cell (compared to [6]) and therefore,
the array area is decreased. Section II introduces the modeling
of our COI FeRAM cell. Section III discusses the design
methodology and a new method to improve the access speed for
FeRAM. In Section IV and V, we discuss the low-temperature
COI capacitor construction and integration issues.
II. HSPICE MODELING OF COI FeRAM UNIT CELL
The zero switching time transient (ZSTT) model [9] is
chosen for COI FeRAM modeling. The basic assumption of
ZSTT model is that the time required for polarization switching
is negligible. In other words, the external circuit instead of the
ferroelectric thin film itself determines the transient response.
This assumption is reasonable because the switching time for
ferroelectric domains is in the order of 1 ns and is much shorter
than the time constant of the external circuit. Based on the
measured polarization–voltage (P–V) curve shown in Fig. 1,
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Fig. 2. Circuit structure and state switching table of ZSTT model.
Fig. 3. Switching and nonswitching polarization extracted by the pulse
rectangular wave at 25 C and 85 C. A Sawyer–Tower circuit is used for
polarization measurement. The relaxation effect is contained in this plot
because a discontinuous rectangular input signal is used to extract the mode.
the ferroelectric capacitor may be viewed as two capacitors
representing electrical responses at C state and C state,
respectively. At any time, only one of the two capacitors is
active and connected to the external circuit as shown in Fig. 2.
The ferroelectric capacitor will change from C to C or from
C to C , depending on what bias is applied to the capacitor.
The detailed construction of the ZSTT model is shown in
Fig. 2. The two nonlinear capacitors C and C are controlled
by a set of voltage-controlled resistors (VCRs). When the
capacitor state is C , the VCR and are closed (low resis-
tance) and and are open (high resistance). Experimental
P–V curves measured at 25 C and 85 C in Fig. 3 are used for
model extraction. The slope of the switching P–V curve gives
the voltage dependent capacitance of the nonlinear capacitor
under positive bias. And the slope of the nonswitching P–V
curve gives the voltage-dependent capacitance of under
negative bias. The relaxation effect is included in these curves
because a discontinuous rectangular input signal is used to
measure the polarization. The ZSTT model HSPICE simulation
results are compared with real measurement results of ferro-
electric capacitor in order to verify the accuracy of the ZSTT
model. The simulation results and the polarization–voltage
Fig. 4. Measured and simulated P–V hysteresis loop with continuos input
signal.
Fig. 5. Block diagram of 64 K-2T/2C/128 K-1T/1C dual-mode FeRAM.
(P–E) hysteresis loop measurement results are shown in Fig. 4.
These results are precisely matched at the end point and
along part of the hysteresis loop. The difference between the
simulated curve and measured curve comes from the relaxation
effect of the ferroelectric capacitor, because the continuous
sawtooth wave used in P–E curve measurement eliminates the
polarization loss due to relaxation. A discontinuous rectangular
input signal is used to extract the model as result the simulated
P–E loop contains the relaxation effect.
III. ONE HUNDRED TWENTY-EIGHT-KILOBYTE 1T/1C/64 Kb
2T/2C DUAL-MODE COI FeRAM CHIP DESIGN
The features of this chip contain the following items: 2T/2C
user mode, 1T/1C test mode, 5 V , 120-ns access time,
120-ns write time, 180-ns cycle time, and 28-pin SOP or DIP
package. This test chip has 13 address pads and eight I/O pads.
As a result, the total number of bits for the 2T/2C mode is
bits k bits. A block diagram is shown in Fig. 5.
Input signals from CE, OE, and WE pads command the control
logic circuits, I/O latch, and BUS driver. Pads A0 A4 are
used to give the address signals of the column decoder. Pads A5
A12 are used to give the address signals of the row decoder.
The array is divided into top and bottom banks, and each bank
holds 4 K 8 bits.
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Fig. 6. 1T1C/2T/2C dual-model FeRAM array configuration.
Fig. 6 shows the array structure of the dual-mode FeRAM
test chip. In order to achieve 2T/2C and 1T/2C dual-mode op-
erations, an extra word line and a pair of reference voltage se-
lecting gates are added on the memory array. The separate word
lines (WL0, WL1) control the accessing of 1T/1C capacitors
independently. The reference-selecting gates give reference bit
line (BL) voltage for 1T/1C operation. For 2T/2C read opera-
tion, WL0 and WL1 are treated as one, while the reference gates
R0, R1 are always turned off. The dual-mode operation helps us
to characterize the memory array and to choose the 1T/1C cell
reference voltage more precisely.
A novel “plate line (PL)-driven while BL on” operation
method is used in this chip. Fig. 7 shows the clock sequence.
T1: BL and BL bar are charged to . T2: Word line is turned
on, and the voltage bias between BL and PL switches one
of the capacitors of the 2T/2C cell. The switched capacitor
release charges to the connected BL and change its voltage;
thus, a voltage difference appears between BL (switched) and
BL bar (nonswitched). T3: PL is pulled high, and then the
capacitor is partially switched back. T4: The sense amplifier is
activated, and the voltage difference between BL and BL bar
is enlarged. T5: PL is pulled down and the sense amplifier is
turned off. As a result the switched capacitor is fully switched
back to its original states before reading. T6: BL and BL bar is
discharged, and the word line is turned off to store the memory
state. Fig. 8 shows the results of HSPICE circuit simulation of
PL-driven-while-BL-on scheme. The cycle time of this driven
scheme is about 130 ns.
PL and BL loading, capacitor switching, and switching back
dominate the speed of the FeRAM. The PL has bigger loading
than BL because it is directly connected to the ferroelectric ca-
pacitors. As a result, the PL is not suitable to switch the capac-
itor. The PL-driven while BL on scheme gives the fastest cycle
time (data read out + capacitor write back time) because it uses
the BL to switch and switch back the capacitor.
Fig. 7. PL-driven while BL on control signals clock table and the comparison
of the three kinds of driven scheme. The BL/PL-driven scheme use BL to switch
and switch back the capacitor. As a result, it has the fastest cycle time. This
scheme has less write back and recovery time than BL-driven scheme and has
smaller loading than PL-driven scheme.
IV. LOW-TEMPERATURE EPITAXIAL GROWTH OF PZT ON
PEROVSKITE LNO ELECTRODE
Both LNO and PZT are deposited by heated-substrate sput-
tering. Heating the substrate during deposition provides higher
thermal energy for thin film nucleation and growth, so the crys-
tallization temperature can be decreased [10]. The LNO bottom
electrode is sputter deposited on Pt–Ti–SiO –Si substrate at
350 C in Ar–O ambiance using a LNO ceramic target made
by sintering La O and NiO powders at 1000 C. Based on
XRD analysis, the 350 C sputtered LNO thin film has pure
perovskite phase and (100) preferred orientation. With an elec-
trical resistivity of cm LNO serves as a good elec-
trode. The Pt/Ti layer is used to prevent the oxidation of the
contact metal and to provide adhesion. A ceramic PZT target
with 10% excess of Pb and is used to
sputter the PZT thin film. Pure argon is used because oxygen
was found to suppress the formation of perovskite phase [7].
Electrically conductive perovskite-like oxide thin films, such
as YBa Cu O , SrRuO , LaSrCoO have been considered
widely as electrodes to ameliorate FeRAM fatigue [11]–[14].
Among these oxide electrodes, LNO exhibits simple chemical
composition, low deposition temperature and low resistivity
cm [15]. Besides, the pseudo-cubic lattice con-
stant of LNO is 3.83 [16], which is very similar with the lattice
constant of PZT 4.03 . Thus, LNO is an ideal lattice-matching
electrode for epitaxial growth of PZT. Fig. 9 displays trans-
mission electron microscopy (TEM) electron diffraction pattern
and XRD spectra of LNO and PZT. The electron diffraction pat-
tern of LNO and PZT are very similar. This means the lattice
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Fig. 8. Simulation results of PL-driven while BL-driven scheme.
Fig. 9. TEM electron diffraction pattern and XRD spectra of typical LNO,
PZT thin film.
structures of LNO and PZT are alike. Based on XRD spectra
and Bragg’s law, the lattice mismatch between LNO and PZT
is about 4.5%—low enough that PZT may epitaxially grows on
the LNO electrode. Fig. 10 further proves that PZT grows epi-
taxially from the underlying LNO. TEM and high-resolution
TEM (HRTEM) micrographs of the PZT/LNO interface show
that PZT atoms are packed along the LNO lattice orientation.
Fig. 11 shows XRD spectra of 400 C in-situ deposited PZT and
room temperature deposited PZT with 400 C furnace annealing
on the LNO substrate. The XRD of in situ (400 C)-deposited
PZT shows strong perovskite phase while the furnace annealed
PZT shows very little crystallization. This indicates that even
with similar lattice parameters PZT can only crystallize over
LNO when there is sufficient energy provided during sputtering.
When PZT is deposited at room temperature it stays amorphous
and does not crystallize in the 400 C post annealing. The P–E
Fig. 10. TEM and HRTEM micrographs cross section of 400 C in
situ-deposited PZT on LNO. The arrow in HTEM micrographs indicates the
boundary of PZT and LNO.
curves of these two samples show clearly that the in situ de-
posited sample has ferroelectric characteristics while the fur-
nace annealed one does not, as illustrated in the insert of Fig. 11.
V. CAPACITOR-OVER-INTERCONNECT (COI) FeRAM
Fig. 12 shows the cross section of our COI FeRAM cell. The
modular ferroelectric capacitor is put on the top of CMOS inter-
connect. The bottom electrode is connected to the BL through
a via. The PL is connected to the bottom electrode through
an open region of PZT, and then joined to the driving devices
through CMOS interconnects. This COI cell provides several
advantages—no vias are stacked on top of the cell; thus, the PL
pitch can be decreased. PZT is not etched in the array region;
thus, there is no etching damage. Most importantly, the ferro-
electric capacitor is fabricated after all of the CMOS intercon-
nect is completed, so any plasma damage from backend process
is avoided. Fig. 13 shows a TEM cross section micrograph of a
COI FeRAM cell. The PZT shows very good crystallization on
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Fig. 11. XRD spectra and P–E curve of 400 C in situ deposited PZT and room
temperature deposited PZT with 400 C furnace anneal on the LNO substrate.
The large discontinuity in the P–E loop is caused by relaxation effect and the
low temperature process produces a larger relaxation effect than other high
temperature PZT growth methods.”
Fig. 12. Cross-sectional schematic diagram of COI FeRAM. The capacitor
size is defined by bottom electrode size and the PZT is not etched at array region.
top of LNO, and the W-plug and Al metal line show no deterio-
ration. In addition, we found that the epitaxial LNO/PZT/LNO
structure improves the capacitor cycle endurance tremendously.
After cycles the Pt/PZT/LNO capacitor retains only 20%
of its Pr, while for the LNO/PZT/LNO structure more than 70%
of Pr remains.
A 64 Kb(2T/2C)–128 Kb(1T/1C) dual-mode FeRAM is fab-
ricated using a single polysilicon double-metal CMOS logic
process, plus the COI process. The array layout of COI FeRAM
and conventional FeRAM are shown in Fig. 14. For conven-
tional FeRAM, each cell has its own via to connect to the PL.
Thus, overlay design rules for via to top electrode and PL to
via is needed. The PL of COI FeRAM is in direct contact with
PZT and there is no via stacked on top of the cell such that the
extra overlay design rule is not needed. Consequently, the cell
size for the COI FeRAM is only 50% of that for a typical 1T/1C
FeRAM cell. Therefore, the array density for COI FeRAM is
much higher than that for the conventional FeRAM. Besides,
the under platinum layer of COI FeRAM capacitor is much
Fig. 13. TEM cross section of COI FeRAM cell. The thin-film thickness of
Pt, LNO, and PZT are 80, 100, and 170 nm, respectively.
Fig. 14. Array layouts of conventional and COI FeRAM. The cell size of the
conventional FeRAM is about 1.6 times that of the COI FeRAM because of the
via extension design rule.
Fig. 15. Photograph of 64 Kb(2T/2C)–128 Kb(1T/1C) dual-mode COI
FeRAM chip.
thinner than that of the conventional FeRAM capacitor; thus,
the memory cell size of the COI FeRAM is directly determined
by its bottom LNO electrode which can be easily etched by an
ICP etcher using Ar/Cl chemistry [17]. The BL capacitance of
our 64 Kb(2T/2C)–128 Kb(1T/1C) dual-mode COI FeRAM is
approximately 800 fF and, based on simulation results, the COI
FeRAM cell has 130–400 mV of sensing margin. This is well
within the capability of the sense amplifier. With reference to
real silicon results, the typical sensing margin is about 250 mV.
A photograph of the COI FeRAM tester is shown in Fig. 15.
This chip is designed with a 0.5- m design rule, and only three
extra masks are needed for the COI FeRAM module over typical
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Fig. 16. Schmoo plot of 64 Kb(2T/2C)–128 Kb(1T/1C) dual-mode COI
FeRAM chip. The access time is about 100 ns at V 5 V, and the variation of
access time is within 5% at V 4.5–5.5 V.
CMOS logic process. A schmoo plot of COI FeRAM is exhib-
ited in Fig. 16. 80–120-ns access time is achieved within the
range of 4–6 V. The shmoo plot agrees with the simula-
tion results as shown in Fig. 8. The simulated access time is
ns and the write back time (T5) plus
the recovery time (T6) is about 30 ns, and as a result, the cycle
time is about 130 ns.
VI. CONCLUSION
Taking advantage of the close lattice match between LNO and
PZT, we have successfully fabricated LNO/PZT/LNO ferroelec-
tric capacitor using in situ epitaxial growth of PZT on LNO. This
low-temperature capacitor provides sufficient remnant polariza-
tion to allow the design and fabrication of a COI FeRAM. The
COI process provides higher array density, since no via stacks
over the capacitor. Our COI FeRAM cell provides adequate
sensing margin even with a long BL with capacitance of 800
fF. A 64 Kb(2T/2C)–128 Kb(1T/1C) dual-mode COI FeRAM
tester is demonstrated successfully by using a single polysilicon
double metal CMOS logic process plus COI process.
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